DS1000S-500

DS1000S-500

Analog Devices

Description:

Delay Line 500 NS 5TAP CMOS

Updated:+90 days

Overview

Familiarize yourself with the fundamental general information, properties, and characteristics of the component, along with its compliance with industry standards and regulations.

LifeCyclePremium
EU RoHS No
RoHS Version2011/65/EU, 2015/863
Category Path
Semiconductor > Clock and Timing > Timing > Delay Lines

CAD Models

Access 3D CAD models, symbols, and footprints of the component. Visualize its structure and dimensions, integrate designs, and optimize performance effortlessly.

Crosses

Interested in More Free Data?

Discover a form-fit-function equivalent from another manufacturer or even suitable upgrades and downgrades, and much more.

Go Premium

No Credit Card. No Commitment.