10AS032H2F35E2SG
IntelDeskripsi: | FPGA Arria® 10 SX Family 320000 Cells 20nm Technology 0.9V 1152-Pin FC-FBGA |
Negara asal: | Unknown |
Tanggal Perkenalan: | Apr 7, 2010 |
Diperbarui:+90 hari | |
Lihat lebih banyak Field Programmable Gate Arrays - FPGAs oleh Intel | |
Versi online:https://www.datasheets.com/id/part-details/10as032h2f35e2sg-intel-74975523
Ikhtisar
Kenali informasi umum, properti, dan karakteristik dasar komponen, beserta kepatuhannya terhadap standar dan regulasi industri.
Siklus hidupPremium
EU RoHS Yes
Versi RoHS2011/65/EU, 2015/863
3A991
Otomotif No
Kode Kandang Pemasok4BA62
8542310060
Jadwal B8542310060
PPAP No
Kualifikasi AEC No
Jalur Kategori
Semiconductor > Programmable Devices > Programmable Logic Devices > Field Programmable Gate Arrays - FPGAs
Semiconductor > Programmable Devices > Programmable Logic Devices > Field Programmable Gate Arrays - FPGAs
Lembar Data
Dapatkan pemahaman menyeluruh tentang komponen elektronik dengan mengunduh datasheet-nya. Dokumen PDF ini mencakup semua detail yang diperlukan, seperti gambaran produk, fitur, spesifikasi, peringkat, diagram, aplikasi, dan lain-lain.
Pratinjau Lembar Data
(Latest Versi)Parametrik
Informasi parametrik menampilkan fitur penting dan metrik kinerja komponen, yang membantu insinyur dan manajer rantai pasokan untuk membandingkan dan memilih komponen elektronik yang paling sesuai untuk aplikasi dan kebutuhan mereka.
Anda harus login untuk melihat informasi terbatas.
lini produk
Maximum Distributed RAM Bits
I/O Voltage
Shift Registers
Number of Global Clocks
Copy Protection
Typical Supply Current
Maximum Power Dissipation
Temperature Flag
Supplier Temperature Grade
In-System Programmability
Digital Control Impedance
Number of I/O Banks
Mega Multiply Accumulates per second
Tolerant Configuration Interface Voltage
Minimum Storage Temperature
Number of Inter Dielectric Layers
Maximum Storage Temperature
Maximum DSP Block Frequency
Maximum MLAB Capacity
Device PCIe Hard IP Blocks
Number of Regional Clocks
Maximum LVDS Data Rate
Maximum Differential I/O Pairs
Maximum I/O Performance
Typical Power Consumption
Maximum Quiescent Current
JTAG Support
Maximum Supply Current
Maximum Internal Frequency
Reprogrammability Support
Tradename
Device Logic Gates
Device Logic Units
Family Name
Maximum Number of User I/Os
Number of Registers
RAM Bits
Device Logic Cells
Number of Look-up Table Input
Device System Gates
Ethernet MACs
Minimum Operating Supply Voltage
Number of Multipliers
Typical Operating Supply Voltage
Processor Blocks
Maximum Operating Supply Voltage
Transceiver Blocks
Transceiver Speed
Program Memory Type
Dedicated DSP
PCI Blocks
Device Number of DLLs/PLLs
Total Number of Block RAM
Maximum Propagation Delay Time
Giga Multiply Accumulates per Second
Maximum Number of SERDES Channels
Speed Grade
Differential I/O Standards Supported
Single-Ended I/O Standards Supported
External Memory Interface
Supported IP Core
Supported IP Core Manufacture
Minimum Operating Temperature
Maximum Operating Temperature
Programmability
Process Technology