PLL Clock Generator for Wireless LAN

參考設計 屬於: Analog Devices

PLL Clock Generator for Wireless LAN
circuit uses ADF4350 synthesizer with an integrated VCO and an external PLL to minimize spurious outputs by isolating PLL synthesizer circuitry from VCO circuit