A40MX04-2PL68M
Microchip Technology描述: | FPGA 40MX Family 6K Gates 547 Cells 105MHz/175MHz 0.45um Technology 3.3V/5V 68-Pin PLCC |
推出日期: | Aug 27, 1997 |
更新:15-SEP-2024 | |
在线版本:https://www.datasheets.com/zh-cn/part-details/a40mx04-2pl68m-microchip-technology-17407718
概述
熟悉该组件的基本一般信息、属性和特征，以及其与行业标准和法规的符合情况。
生命周期高级
欧盟RoHS No
RoHS版本2011/65/EU, 2015/863
汽车 No
供应商CAGE代码60991
8542310060
日程B8542310060
PPAP No
AEC认证 No
类别路径
Semiconductor > Programmable Devices > Programmable Logic Devices > Field Programmable Gate Arrays - FPGAs
Semiconductor > Programmable Devices > Programmable Logic Devices > Field Programmable Gate Arrays - FPGAs
技术资料
通过下载该电子元件的数据手册来全面了解其。这个PDF文档包含了所有必要的细节，如产品概述、特性、规格、评级、图表、应用等等。
数据表预览
(Latest 版本)封装
组件的包装信息提供了有关产品尺寸、重量和包装的重要细节。这有助于工程师确定产品是否符合其要求和期望。
您必须登录才能查看受限信息。
Basic Package Type
Package Family Name
Supplier Package
Package Description
Lead Shape
Pin Count
PCB
Package Diameter (mm)
Package Material
Mounting
Package Outline
Jedec
Jedec info (PKG outline)
制造
制造信息指定了生产和组装该组件的技术要求和规格。这些信息对于制造商来说至关重要，以保持组件的质量和可靠性，并确保其与其他设备和组件兼容。
参数
参数信息显示了该组件的重要特性和性能指标，这有助于工程师和供应链经理比较和选择最适合其应用和需求的电子组件。
您必须登录才能查看受限信息。
生产线
Maximum DSP Block Frequency
Maximum MLAB Capacity
Device PCIe Hard IP Blocks
Number of Regional Clocks
Maximum LVDS Data Rate
Maximum Differential I/O Pairs
Maximum I/O Performance
Maximum Distributed RAM Bits
Digital Control Impedance
Number of I/O Banks
Mega Multiply Accumulates per second
Tolerant Configuration Interface Voltage
Minimum Storage Temperature
Number of Inter Dielectric Layers
Maximum Storage Temperature
Shift Registers
Number of Global Clocks
Copy Protection
Typical Supply Current
Maximum Power Dissipation
Temperature Flag
In-System Programmability
Maximum Internal Frequency
Supplier Temperature Grade
Reprogrammability Support
Tradename
Device Logic Gates
Device Logic Units
I/O Voltage
Typical Power Consumption
Maximum Quiescent Current
JTAG Support
Maximum Supply Current
Family Name
Maximum Number of User I/Os
Number of Registers
RAM Bits
Device Logic Cells
Number of Look-up Table Input
Device System Gates
Ethernet MACs
Minimum Operating Supply Voltage
Number of Multipliers
Processor Blocks
Typical Operating Supply Voltage
Transceiver Blocks
Maximum Operating Supply Voltage
Transceiver Speed
Program Memory Type
Dedicated DSP
PCI Blocks
Device Number of DLLs/PLLs
Total Number of Block RAM
Maximum Propagation Delay Time
Giga Multiply Accumulates per Second
Maximum Number of SERDES Channels
Speed Grade
Differential I/O Standards Supported
Single-Ended I/O Standards Supported
External Memory Interface
Supported IP Core
Supported IP Core Manufacture
Minimum Operating Temperature
Maximum Operating Temperature
Programmability
Process Technology