TIPD142, DAC Sample and Hold Glitch Reduction Reference Design
Thiết kế tham khảo bởi: Texas Instruments
![TIPD142, DAC Sample and Hold Glitch Reduction Reference Design](/_next/image?url=https%3A%2F%2Fdownload.datasheets.com%2Fpdfs%2F2015%2F11%2F5%2F15%2F33%2F41%2F687%2Ftxn_%2Fmanual%2Ftipd142_fig.1.jpg&w=1920&q=75)
TIPD142, DAC Sample and Hold Glitch Reduction Reference Design. The DAC R-2R architectures display great performance in regards to noise and accuracy, but at a cost of large glitch area. This design focuses on the reduction of major-carry glitches that occur from code specific transitions in DAC R-2R architectures. This design reduces this glitch area, making it suitable for glitch-sensitive applications such as waveform generation