TIDEP0018, Parallel Camera Interface for Sitara Processors

Reference design by: Texas Instruments

TIDEP0018, Parallel Camera Interface for Sitara Processors

TIDEP0018, Parallel Camera Interface for Sitara Processors. This camera interface design connects to a 10-bit parallel interface to the AM335x general purpose memory controller (GPMC) 16-bit multiplexed address/data bus. This design consumes roughly 150mW less power than typical USB solutions, and is ideal for applications like portable data terminals, ruggedized handhelds, portable consumer, industrial handhelds and others. The reference design is based on the QuickLogic 3.1 MP Camera Sensor (using an Aptina 3.1 MP sensor) connected to a camera expansion board. Together, they connect to the BeagleBone platform. The BeagleBone and the QuickLogic 3.1 MP camera add-on board are available for purchase

Reference designs

We use cookies

We use cookies to personalize your experience and improve functionality. By clicking "Accept All", you consent to the use of all cookies. refer to our privacy policy for more details