Design Challenges for an Ultra-Low-Jitter Clock Synthesizer

Design Challenges for an Ultra-Low-Jitter Clock Synthesizer for a low-jitter clock source for high-speed data converters. The goal is to achieve < 100fs of edge-to-edge jitter at frequencies up to 2GHz. For a 1GHz analog output frequency