HSC-ADC-FPGA, High Speed Deserialization Board (HSDB)
참조 설계 작성자: Analog Devices
HSC-ADC-FPGA, High Speed Deserialization Board (HSDB). The high speed deserialization board captures up to four/eight channels of serial LVDS digital outputs and converts the outputs to standard parallel CMOS format
