137.5 to 4400MHz PLL Clock Generator for GB Ethernet Switch Clock and Timing Planes

참조 설계 작성자: Analog Devices

PLL Clock Generator and VCO with Low Noise LDO Regulators for Reduced Phase Noise