The VLYNQ core is comprised of logic dedicated to transmitting transactions onto the serial Tx lines and logic dedicated to receiving transactions from the seri