Extending the Low Frequency Range of a High performance Phase Locked Loop
Referenzdesign von: Analog Devices
Extending the Low Frequency Range of a High Performance Phase Locked Loop. The Circuit is a high performance phase locked loop (PLL) that uses high speed clock buffers and low noise LDOs to maintain low phase noise even at low reference and RF frequencies